

YGV632 VC1D Video Controller 1 with Video Decoder

Overview

YGV632 ("VC1D" is a function name) is the display controller which makes it easier to create a highly colorful graphic image in a low-cost system configuration.

With a built-in digital video recorder, it is easy to build up a system of superimposing characters, lines or graphic icons (up to 65536 color expression) over CVBS signals (Composite Video Signals) from a CCD camera, etc. Although there is an LSI called OSDC (OSD controller), which are occasionally used as a low-cost system for superimposing characters and simple graphics over video signals, YGV632 realizes impressively higher colorful picture expression under an equivalent control load to OSDC. Particularly, since the sprite system is used for generating graphic planes, it is possible to represent moving images like animation even in CPU control by serial port communication.


A pattern memory for storing bitmap picture data called "sprites" or font data is externally connectable to YGV632 (up to 512 Mbits). For using a sprite data, the CPU just needs to specify a sprite stored beforehand in the patter memory by its pattern memory address and specify the position coordinates of the sprite on the display plane; then, YGV632 automatically loads the sprite data from the pattern memory so as to superimpose it over input video for output.

YGV632 does not need such cumbersome frame memory management as existing graphic controllers do, which contributes to reducing man-hours for development of control programs.

YAMAHA CORPORATION

YGV632 CATALOG
CATALOG No.: LSI-4GV632A50
2011.5


YGV632 contains a VRAM (line buffer). This is why a system configuration using less part becomes possible.



LCD Monitor

With recent increasing safety consciousness, automobiles equipped with a video camera can be frequently seen, one of which is a system that superimposes lines, etc. indicating the car-width onto a camera image to help one's operation required for parking. YGV632 has a function that draws a line freely onto a camera image and it meets the temperature guarantee conditions for in-car product. YGV632 is best suited for ECU with an in-car camera.

YGV632 can superimpose up to 682 images onto one video.





Features

\Box Display function

- Monitor supported
 - TFT liquid crystal display (digital RGB connectionⁱ) or a display equipment with the equivalent I/F
 - Monitor resolution
 - Programmable for NTSC, PAL, QVGA, Wide QVGA, VGA, Wide VGA, SVGA
- Display plane functions
 - Capable of display of text, video footage, lines by free drawing, and pattern data by sprite system
 - Layered structure up to 682 layers and up to one capture plane layer
 - Displays sprites, lines and texts by layers
 - Alpha-blending control by the pixel (alpha by pixel)
 - Layer picture quality adjustment function (contrast, brightness)
- □ Graphic generation function
 - Sprite
 - Sprite display: up to 682 per field
 - Size: 8x8 to 512x512 dots, horizontal and vertical scaling values independently selectable (by 8 dots)
 - 2, 16, 32, 64, or 256 palette colors in 64k colors, 65536-color natural picture display by 16-bit RGB
 - Flip vertical and horizontal
 - Scaling function
 - Alpha-blending in pixels
 - Anti-aliasing function in the outline part
 - ➤ Text
 - Specifies a font type per character string
 - Supports variable-width fonts such as proportional fonts
 - Scaling function
 - Supports fonts for anti-aliasing
 - Line drawing
 - Direct drawing by specification of start/end point coordinates (pattern data is not needed)
 - Line display is settable up to 1022 lines in a field
 - Display color: 32768-color (RGB555) specification or palette index (10 bits) specification
 - Line width: 1 dot to 16 dots assignable (by the dot)
 - Anti-aliasing drawing function
- \Box Video footage input and capture
 - > Built-in digital video decoder
 - Inputs directly composite video signals in NTSC/PAL and then converts them to digital RGB
 - Contrast, brightness, color saturation and hue adjustment function
 - Color killer function, video input detection function
 - Built-in capture buffer

 \triangleright

- Capable of stable video output when input video has synchronizing disturbance (TBC function)
- Slope correction of capture video
- Distortion correction of capture video
- Mirror inversion function of capture video
- Usable as a wallpaper frame buffer when no input video is present


ⁱ For use of an analog RGB monitor, use DAC or YGV629, a sister product.



□ Others

- CPU interface
 - 8-bit parallel or serial connection
 - Indirect mapping to the built-in registers and tables through the access ports
 - Pattern memory interface
 - Up to 512 Mbits, 8-bit/16-bit bus width
 - Mask ROMⁱ, SRAM, and NOR type flash-memory connectable
 - Access timing can be set by the system clock cycle
- Device specifications
 - Lead-free 144-pin LQFP package (YGV632-VZ)
 - Supply voltage: 3.3V (regulator for core voltage is built in)
 - CPU interface power supply variable between 3.3V and 5V
 - Operation temperature range from -40° C to $+85^{\circ}$ C


Block Diagram



ⁱ Timing-compatible ROM (OTPROM, EPROM, etc.) can be also connected.

Example of System Configuration

A system configuration using YGV632 is shown below.



■ Pin Table

CPU Interface

Pin Name	Num.	I/O	Attrib.	Function	CPU connection	Power	Level	Drive
D7-0	8	I/O	_	CPU data bus	5V I/F(O) 5V tolerant(I)	VDD5	CMOS	4mA
PS2-0	3	Ι	—	CPU port selection	5V tolerant	VDD33	CMOS	
CS_N	1	Ι	—	Chip select (dual-purpose pin)	5V tolerant	VDD33	CMOS	
RD_N	1	Ι	—	Read pulse (dual-purpose pin)	5V tolerant	VDD33	CMOS	
WR_N	1	Ι	—	Write pulse (dual-purpose pin)	5V tolerant	VDD33	CMOS	
WAIT_N	1	Ο	OT	CPU bus wait (3-state output) (dual-purpose pin)	5V I/F	VDD5	CMOS	4mA
READY_N	1	0	OT	CPU bus ready (3-state output)	5V I/F	VDD5	CMOS	4mA
INT_N	1	0	OD	Interrupt (open drain)	5V I/F	VDD5	CMOS	4mA
SER_N	1	Ι	—	CPU interface selection	—	VDD33	CMOS	
SCS_N	1	Ι	_	Serial interface chip select (dual-purpose pin)	5V tolerant	VDD33	CMOS	
SDIN	1	Ι	_	Serial interface data input (dual-purpose pin)	5V tolerant	VDD33	CMOS	
SDOUT	1	0	ОТ	Serial interface data output (3-state output) (dual-purpose pin)	5V I/F	VDD5	CMOS	4mA
SCLK	1	Ι	—	Serial clock input (dual-purpose pin)	5V tolerant	VDD33	CMOS	
RESET_N	1	Ι	I\$	Reset	5V tolerant	VDD33	CMOS	

PATTERN MEMORY Interface

Pin Name	Num.	I/O	Attrib.	Function	Power	Level	Drive				
MD15-0	16	I/O	_	Pattern memory data bus	VDD33	LVCMOS	4mA				
MA25-0	26	0	OT	Pattern memory address bus (3-state output)	VDD33	LVCMOS	4mA				
MOE_N	1	0	OT	Pattern memory output enable (3-state output)	VDD33	LVCMOS	4mA				
MWE_N	1	0	OT	Pattern memory write pulse (3-state output)	VDD33	LVCMOS	4mA				
RAHZ_N	1	Ι	_	Pattern memory high impedance switching	VDD33	LVCMOS					

Video Interface

Pin Name	Num.	I/O	Attrib.	Function	Power	Level	Drive
VINP	1	Ι	Α	Analog video input	AVDD	Analog	
VINM	1	Ι	Α	Input pin for test		Analog	
VREF0	1	IO	Α	ADC reference pin	AVDD	Analog	
VREFP	1	IO	Α	Plus reference voltage pin for ADC	AVDD	Analog	
VREFN	1	IO	Α	Minus reference voltage pin for ADC	AVDD	Analog	

Monitor Interface

Pin Name	Num.	I/O	Attrib.	Function	Power	Level	Drive
DR5-0	6	0	_	Digital video: Red output		LVCMOS	2mA
DG5-0	6	0	—	Digital video: Green output		LVCMOS	2mA
DB5-0	6	0	—	Digital video: Blue output		LVCMOS	2mA
VSYNC_N	1	0	—	Vertical synchronizing signal output		LVCMOS	2mA
HCSYNC_N	1	0	_	Horizontal synchronizing signal or composite		LVCMOS	2mA
BLANK_N	1	0	—	Display timing output		LVCMOS	2mA
DOTCLK	1	0	—	Dot clock output	VDD33	LVCMOS	2mA



Clock

CIOCK							
Pin Name	Num.	I/O	Attrib.	Function	Power	Level	Drive
XIN	1	Ι	—	Reference clock input	VDD33		
XOUT	1	0	—	Crystal connection pin	VDD33		
DTCKIN	1	Ι	—	Dot clock input pin	VDD33	LVCMOS	
DTCKS_N	1	Ι	—	Dot clock input select pin	VDD33	LVCMOS	
PLLCTL3-0	4	Ι	—	PLL frequency dividing proportion setting pin	VDD33	LVCMOS	
PLLCP	1	_	Α	PLL filter connection pin, Plus side	PLLVDD	Analog	
PLLCN	1		A	PLL filter connection pin, GND side	PLLVDD	Analog	

For device

Pin Name	Num.	I/O	Attrib.	Function	CPU connection	Power	Level	Drive
XTEST2-0	3	Ι	—	Test pin	_	VDD33	LVCMOS	
VDD33	11	—	—	Digital power supply 3.3V	_			
VDD5	1	_	_	Power supply for CPU interface (3.3 to 5V)	_			
VSS	14	—	—	Digital VSS	—	_		
PLLVDD	1	_	—	Power supply for PLL	_	_		
AVDD	1	_	—	Power supply for Analog Front End	—	—		
AVSS	1	_	—	VSS for Analog Front End	—	—		
OCPEN	1	Ι	_	Reset of excess current protection circuit ("L" input) Switch between use and stop of excess current protection circuit	5V I/F	VDD5	CMOS	
TEST_REG	1	Ι	_	Operation/Stop control of excess current protection circuit	5V I/F	VDD5	CMOS	
OCP_N	1	0	—	Output of excess current detection state	_	VDD5	CMOS	4mA
VDDCORE	3	_	_	Capacitor connection pin for core power supply	_	VDDIN		
VOUT18	1	_	—	Digital power supply 1.8V output	_	VDDIN		
VDDIN	2	_	_	3.3V input for core power supply (1.8V)	_			

Total number of pins: 144 (148 pins minus 4 dual-purpose pins)

Note) YGV632 has no pull-up resistors built in it. Pull up the pins externally as necessary.


RE: The meanings of signs in several columns of the above tables are as follows.

[I/O]: I \rightarrow input; O \rightarrow output; I/O \rightarrow input and output

 $[Attrib.]: I\$ \rightarrow schmitt trigger input; A \rightarrow analog terminal; OD \rightarrow open drain output; OT \rightarrow 3-state output$

As to the pins with "5V I/F" in the column of "CPU connection," the voltage applied should be kept below VDD5 (power supply pin) + 0.5V.

Pin Arrangement Diagram



Electrical Characteristics

Absolute Maximum Ratings

Items	Symbol	Rating	Unit	Note
Power Supply Voltage (VDD5 pin)	V _{DD5}	- 0.5 to +5.5	V	1
Power Supply Voltage (VDD33, VDDIN pin)	V _{DD33}	- 0.5 to +4.6	V	1
Analog Power Supply Voltage (AVDD pin)	V _{AVD}	- 0.5 to +4.6	V	1
PLL Power Supply Voltage (PLLVDD pin)	V _{PLVD}	- 0.5 to +2.0	V	1
Input Pin Voltage (5V tolerant pins)	VI	- 0.5 to +5.5	V	1
Input Pin Voltage (VDD5 input pins)	VI	- 0.5 to VDD5+0.5(\leq 5.5 Max)	V	1
Input Pin Voltage (Other input pins)	VI	- 0.5 to VDD33+0.5(\leq 4.6 Max)	V	1
Output Pin Voltage (VDD5 output pins)	Vo	- 0.5 to +5.5	V	1
Output Pin Voltage (Other output pins)	Vo	- 0.5 to VDD33+0.5(≤ 4.6 Max)	V	1
Input Pin Current	II	- 20 to +20	mA	
Output Pin Current	Io	- 20 to +20	mA	
Storage Temperature	T _{stg}	- 50 to +125	°C	

Note 1) Voltage relative to $V_{ss}=0V$.

Recommended Operating Conditions

Items	Symbol	Min.	Тур.	Max.	Unit	Note
Power Supply Voltage (VDD33, VDDIN pin)	V _{DD33}	3.0	3.3	3.6	V	1
Analog Power Supply Voltage (AVDD pin)	V _{AVD}	3.0	3.3	3.6	V	1
PLL Power Supply Voltage (PLLVDD pin)	V _{PLVD}	1.65	1.8	1.95	V	1,2
CPU I/F Power Supply Voltage (VDD5 pin)	V _{DD5}	3.0	5.0	5.25	V	1
Operating Ambient Temperature	T _{OP}	- 40		85	°C	3

Note 1) Voltage relative to $V_{ss}=0V$.

Note 2) The PLLVDD pin is connected to the VOUT18 pin of this LSI.

It is not needed to have 1.8V power supply outside LSI.

Note 3) The board wiring density is estimated to be 200% or more.

Consumption Current

Items	Conditions	Symbol	Min.	Тур.	Max.	Unit	Note
Total Power Consumption	~ ~ ~	P _D			742	mW	1
Consumption Current Breakdown	$C_{L}=20pF$ $V_{IL}=GND$ $V_{IH}=V_{DD33}$						
VDD33, VDDIN		I _{VDD}			150	mA	1,2
VDD5		I _{VDD5}			7.5	mA	1
AVDD		I _{AVD}			45	mA	1
PLLVDD		I _{PVD}			(5)	mA	1,2

Note 1) Consumption current value and power consumption value are the values under the recommended operating condition. Note 2) The current value of "VDD33, VDDIN" includes the current flowing through PLLVDD pin because the internal

regulator generates I_{PVD} current.

• DC Characteristics

Items	Symbol	Min.	Тур.	Max.	Unit	Note
Low Level Input Voltage (XIN pin)	VIL	- 0.3		$0.3 \times V_{DD33}$	V	1
Low Level Input Voltage (Except the XIN pin)	VIL	- 0.3		0.8	V	1
High Level Input Voltage (XIN pin)	Vih	$0.7 \times V_{DD33}$		$V_{DD33} + 0.3$	V	1
High Level Input Voltage (Except XIN pin, except 5V tolerant input pin, 3.3V power supply)	Vih	2.0		$V_{DD33} + 0.3$	V	1
High Level Input Voltage (5V tolerant input pin, 3.3V power supply: CS_N/SCS_N, WR_N/SCLK, RD_N/SDIN, PS2-0, RESET_N)	Vih	2.0		5.5	V	1
High Level Input Voltage (D7-0)	VIH	2.0		5.5	V	1
High Level Input Voltage (OCPEN, TEST_REG)	VIH	2.0		$V_{DD5} + 0.3$	V	1

Note 1) Voltage relative to $V_{ss}=0V$.

Items	Conditions	Symbol	Min.	Тур.	Max.	Unit	Note
Low Level Output Voltage	Iol=100µA	Vol	0		0.2	V	1
(Except XOUT pin, 3.3V power supply)	IoL=2mA	Vol	0		0.4	V	1
Low Level Output Voltage	Iol=100µA	Vol	0		0.2	V	1
(Except XOUT pin, 5V power supply)	IoL=4mA	Vol	0		0.4	V	1
High Level Output Voltage	Іон= - 100µА	Voh	V _{DD33} - 0.2		V _{DD33}	V	1
(Except XOUT pin, 3.3V power supply)	Iон= - 2mA	Voh	2.4		V _{DD33}	V	1
Low Level Output Voltage	Іон = - 100µА	Voh	V _{DD5} - 0.2		V_{DD5}	V	1
(Except XOUT pin, 5V power supply)	Iон= - 4mA	Voh	$V_{DD5} \! imes \! 0.8$		V_{DD5}	V	1
Input Leak Current		Ili	- 10		+ 10	μΑ	
Output Leak Current		Ilo	- 25		+ 25	μΑ	

Note 1) Voltage relative to $V_{ss}=0V$.

Items	Symbol	Min.	Тур.	Max.	Unit
Input Pin Capacitance	CI			10	pF
Output Pin Capacitance	Co			10	pF
Input-Output Pin Capacitance	Сю			10	pF

Items	Symbol	Min.	Тур.	Max.	Unit	Note
Analog Video Input Voltage (VINP pin)	VVINP		1.25	1.4	Vp-p	1

Note 1) The above maximum value is for the setting of "R#26: ADCGAIN=2'b00."

AC Characteristics

Measurement Conditions	
Input Voltage:	0V / V _{DD33}
Input transition time:	1ns (transition time is regulated between $V_{DD33} \times 0.2$ and $V_{DD33} \times 0.8$)
Measurement reference voltage	e: Input V _{II} /V _{IH}
	Output V _{DD33} /2V
Output load capacitance:	20pF




• Clock Input

No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	XIN Clock Frequency	f _{XIN}	6		40	MHz	
1	XIN Clock Cycle Time	t _{XIN}	25		166	ns	
2	DTCKIN Clock Frequency	f _{DTCKIN}			40	MHz	
Z	DTCKIN Clock Cycle Time	t _{DTCKIN}	25			ns	
3	XIN, DTCKIN Clock High Level Pulse Width	twhCLK	7.5			ns	
4	XIN, DTCKIN Clock Low Level Pulse Width	t _{wlCLK}	7.5			ns	
5	SYCLK Clock Frequency	f _{SYCLK}			83.16	MHz	1
5	SYCLK Clock Cycle Time	t _{SYCLK}	12.03			ns	1
6	PLL Out Clock Frequency	f _{PLLO}	120		166.32	MHz	1
0	PLL Out Clock Cycle Time	t _{PLLO}	6.01			ns	1
7	DCLK Clock Frequency	f _{DCLK}			40	MHz	2
/	DCLK Clock Cycle Time	t _{DCLK}	25			ns	2

Note 1) SYCLK is an internal clock of 1/2 frequency division of PLL generation clock. t_{SYCLK} is derived from the below calculation formula with the XIN input clock(t_{XIN}).

 $t_{\text{SYCLK}} = t_{\text{XIN}} \times k / 2n \qquad (1 \le k \le 8, 1 \le n \le 32)$

Note 2) DCLK is a dot clock that is used internally.



• <u>Power Supply and Reset Input</u>

No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	RESET_N pin Input Time	t _{wRES}	10			μs	1
2	CPU Access Stand-by Time after RESET_N Negation	$t_{\rm wAW}$	10 to 67			ms	
3	RESET_N Setup Time	t _{sRES}	0			ns	2
4	Power-on Time Difference (VDD33, VDDIN, AVDD)	t _{vskwr}			1	s	3
5	Power-off Time Difference (VDD33, VDDIN, AVDD)	t _{vskwf}			1	s	4
6	Power Rise Time	t _{VRISE}			200	ms	
7	VDD5 Power-on/off Time Difference	t _{VSKWC}	-1			S	5
8	Core Power VOUT18 Rise Time	t _{vCORE}			300	μs	6
9	OCPEN pin Input Time (Initialization)	t _{wOCPE}	10			μs	
10	OCPEN pin Low Input Time (Abnormal)	t _{wOCPR}	0.4		10	ms	

Note 1) The time from a point where a power supply powered up last reaches at 3.0V, VOUT18 reaches at 1.7V, and the input clock to the XIN pin becomes stable.

Note 2) This is the specification for a power supply powered up first out of VDD33, VDDIN, and AVDD.

Note 3) It is recommended VDD33, VDDIN, and AVDD be turned on simultaneously. If 1 second or more time-difference occurs among their powering-on, it may affect the LSI's reliability.


Note 4) It is recommended VDD33, VDDIN, and AVDD be turned off simultaneously. If 1 second or more time-difference occurs among their powering-off, it may affect the LSI's reliability.


Note 5) It is possible to shutdown 3V power supply (VDD33, VDDIN, and AVDD) with 5V power (VDD5) applied.

Note 6) This is the value with four capacitors of 4.7µF connected to VOUT18 and VDDCORE pins.

<u>YGV632</u>

YAMAHA





Temporal Power Short-circuiting



• <u>CPU Interface</u>

Parallel Interface


No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	PS2-0: Setup Time	t _{sA}	4				1
2	PS2-0: Hold Time	t _{hA}	0				1
3	CS_N: Setup Time	t _{sCS}	0				2
4	CS_N: Hold Time	t _{hCS}	0				2
5	D7-0: Output Data Turn On Time	t _{onD}	0				
6	D7-0: Output Data Turn Off Time	t _{offD}			30		
7	D7-0: Output Data Enabled Delay Time	t _{dD}			0		
8	D7-0: Output Data Hold Time	t _{hD}	0				
9	WAIT_N, READY_N: Turn On Time	tonWAIT	0			ns	
10	WAIT_N, READY_N: Enabled Delay Time	t _{dWAIT}			25		
11	WAIT_N, READY_N: Turn Off Time	toffWAIT			30		
12	D7-0: Input Data Setup Time	t _{sD}	t _{SYCLK} +15				
13	D7-0: Input Data Hold Time	t _{hD}	0				
14	READY_N: Hold Time	t _{hREADY}	0		30		
15	Command Pulse Active Time	t _{aCMD}	$2 \times t_{SYCLK}$				3
16	Command Pulse Inhibit Time	t _{iCMD}	$4 \times t_{SYCLK}$				3
17	Command Cycle Time	t _{cCMD}	6×t _{syclk}				3

Note 1) Specifications for the WR_N and RD_N signals. However, at CS_N control, they are for CS_N.

Note 2) Conditions to be WR_N and RD_N control. If not satisfying the specifications, they turn to CS_N control.

Note 3) "Command pulse" means a low active pulse when OR operation is performed between the CS_N signal and each of the WR_N and RD_N signals.


• CPU Read Cycle



<u>YGV632</u>



• CPU Write Cycle



• Serial Interface


No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	SCLK Clock Cycle Time	t _{wSCLK}	400				1
2	SCLK Clock High Level Pulse Width	twhSCLK	200				1
3	SCLK Clock Low Level Pulse Width	t _{wlSCLK}	200			ns	1
4	SCS_N: Setup Time	t _{sSCS}	50				
5	SCS_N: Hold Time	t _{hSCS}	50				
6	SDIN: Setup Time	t _{sSDI}	50			115	
7	SDIN: Hold Time	t _{hSDI}	50				
8	SDOUT: Output Data Delay Time	t _{dSDO}			100		2
9	SDOUT: Turn Off Time	t _{offfSDO}			20	1 1	
10	SCS_N: Pulse Inhibit Time	t _{iSCS}			400		


Note 1) In the initialization, the minimum value of t_{wSCLK} becomes XIN cycle×8 ($t_{XIN} \times 8$), and minimum values of

 t_{whSCLK} and t_{wlSCLK} become XIN cycle×4 ($t_{XIN} \times 4$).

Compare it with the value defined in the above table and use the larger value.

Note 2) In the initialization, the maximum value of t_{dSDO} becomes XIN cycle \times 6 + 100ns ($t_{XIN} \times$ 6 + 100ns).






• Pattern Memory Interface

No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	MA25-0: Output Delay Time from SYCLK	t _{dMA}			14		1
2	MOE_N: Output Delay Time from SYCLK	t _{dOE}	2		14		1
3	MWE_N: Output Delay Time from SYCLK	t _{dWE}	2		14		1
4	MD15-0: Input Setup Time to SYCLK	t _{sMD}	4				1
5	MD15-0: Input Hold Time from SYCLK	t _{hMD}	0				1
6	MD15-0: Output Delay Time from SYCLK	t _{dMD}			24	ns	1
7	MA25-0: Hold Time from MOE_N	t _{hMAR}	0				
8	MD15-0: Input Hold Time from MOE_N, MA25-0	t _{hMDI}	0				
9	MA25-0: Hold Time from MWE_N	t _{hMAW}	0				
10	MD15-0: Hold Time from MWE_N	t _{hMDO}	1]	
11	MD15-0: Turn Off Time from MWE_N	toffMDO	1		10]	
12	Output Turn Off/On Time from RAHZ_N	t _{on/offRA}			25		

Note 1) SYCLK is the internal clock.




• Memory Access Cycle (Random Read Cycle)




MD15-0

• Memory Access Cycle (Write Cycle)



8

• RAHZ_N



The AC characteristics of an external memory connecting to YGV632 must meet the following conditions. (The following conditions are the values converted from the AC characteristics of the YGV632 pattern memory; they do not guarantee the following specifications directly. In addition, the following item names listed are those mainly for externally connected memory.)

"F", "R", and "P" in the below are as fo	ollows:
--	---------


F = (R#2:FLTIM[1:0]+1) Number of Floating Clocks

$\Gamma = (R # 2.\Gamma L \Gamma I W [1.0] + 1)$	Number of Floating Clocks
$\mathbf{R} = (\mathbf{R} \# 3 \cdot \mathbf{R} \mathbf{D} \mathbf{M} [3 \cdot 0] + 1)$	Number of Random Access Cl

R = (R#3:RDM[3:0]+1) P = (R#3:PAG[2:0]+1)Number of Random Access Clocks
Number of Page Mode Access Clock


1	(R#3.1AO[2.0]+1) Nulliber of 1	age Mode Access Clock
No.	Items	Conditions
13	Address, Access Time	It should be $(F + R) \times t_{SYCLK} - t_{dMA}(max) - t_{sMD}(min)$ or lower.
14	Output Enable Time	It should be $R \times t_{SYCLK} - t_{dOE}(max) - t_{sMD}(min)$ or lower.
15	Page Mode Access Time	It should be $P \times t_{SYCLK} - t_{dMA}(max) - t_{sMD}(min)$ or lower.
16	Data Turn On Time	It should be 0[ns] or over
17	Data Turn Off Time	It should be $F \times t_{SYCLK}$ - $t_{dOE}(max) + t_{dWE}(min)$ or lower.
18	Data Setup Time	It should be $R \times t_{SYCLK} - t_{dMD}(max) + t_{dWE}(min)$ or lower.






• <u>Display Timing Signals</u>

No.	Items	Symbol	Min.	Тур.	Max.	Unit	Note
1	DOTCLK: Delay Time	t _{dDOTC}			26	ns	
2	VSYNC_N, HCSYNC_N, BLANK_N, DR5-0, DG5-0, DB5-0: Output Hold Time	t _{hDISP}	0			ns	
3	VSYNC_N, HCSYNC_N, BLANK_N, DR5-0, DG5-0, DB5-0: Output Delay Time	t _{dDISP}			10	ns	



Note) the above figure shows the state that DOTCLK is not inverted.

■Package Dimensions



- 注) 1. 表面実装LSIは、保管条件、および、半田付けについての特別な配慮が必要です。 2. 組立工場により、寸法や形状などが異なる場合があります。
 - 詳しくはヤマハ代理店までお問い合わせください。
- Note: 1. Special attention needs to be paid to the storage conditions and soldering method of the surface mount IC.
 - 2. Dimension, form, etc. may differ depending on assembly plants. For details, please contact your local Yamaha agent.



PRECAUTIONS AND INSTRUCTIONS FOR SAFETY

	WARNING
Prohibited	Do not use the device under stresses beyond those listed in Absolute Maximum Ratings. Such stresses may become causes of breakdown, damages, or deterioration, causing explosion or ignition, and this may lead to fire or personal injury.
Prohibited	Do not mount the device reversely or improperly and also do not connect a supply voltage in wrong polarity. Otherwise, this may cause current and/or power-consumption to exceed the absolute maximum ratings, causing personal injury due to explosion or ignition as well as causing breakdown, damages, or deterioration. And, do not use the device again that has been improperly mounted and powered once.
Prohibited	Do not short between pins. In particular, when different power supply pins, such as between high-voltage and low-voltage pins, are shorted, smoke, fire, or explosion may take place.
I nstructions	As to devices capable of generating sound from its speaker outputs, please design with safety of your products and system in mind, such as the consequences of unusual speaker output due to a malfunction or failure. A speaker dissipates heat in a voice-coil by air flow accompanying vibration of a diaphragm. When a DC signal (several Hz or less) is input due to device failure, heat dissipation characteristics degrade rapidly, thereby leading to voice-coil burnout, smoking or ignition of the speaker even if it is used within the rated input value.

	CAUTION
Prohibited	Do not use Yamaha products in close proximity to burning materials, combustible substances, or inflammable materials, in order to prevent the spread of the fire caused by Yamaha products, and to prevent the smoke or fire of Yamaha products due to peripheral components.
I nstructions	Generally, semiconductor products may malfunction and break down due to aging, degradation, etc. It is the responsibility of the designer to take actions such as safety design of products and the entire system and also fail-safe design according to applications, so as not to cause property damage and/or bodily injury due to malfunction and/or failure of semiconductor products.
Instructions	The built-in DSP may output the maximum amplitude waveform suddenly due to malfunction from disturbances etc. and this may cause damage to headphones, external amplifiers, and human body (the ear). Please pay attention to safety measures for device malfunction and failure both in product and system design.
Instructions	As semiconductor devices are not nonflammable, overcurrent or failure may cause smoke or fire. Therefore, products should be designed with safety in mind such as using overcurrent protection circuits to control the amount of current during operation and to shut off on failure.
Instructions	Products should be designed with fail safe in mind in case of malfunction of the built-in protection circuits. Note that the built-in protection circuits such as overcurrent protection circuit and high-temperature protection circuit do not always protect the internal circuits. In some cases, depending on usage or situations, such protection circuit may not work properly or the device itself may break down before the protection circuit kicks in.
Instructions	Use a robust power supply. The use of an unrobust power supply may lead to malfunctions of the protection circuit, causing device breakdown, personal injury due to explosion, or smoke or fire.
Instructions	Product's housing should be designed with the considerations of short-circuiting between pins of the mounted device due to foreign conductive substances (such as metal pins etc.). Moreover, the housing should be designed with spatter prevention etc. due to explosion or burning. Otherwise, the spattered substance may cause bodily injury.
Instructions	The device may be heated to a high temperature due to internal heat generation during operation. Therefore, please take care not to touch an operating device directly.

EXAMAHA

IMPORTANT NOTICE

- YAMAHA RESERVES THE RIGHT TO MAKE CHANGES TO ITS PRODUCTS AND TO THIS DOCUMENT WITHOUT NOTICE. THE INFORMATION CONTAINED IN THIS DOCUMENT HAS BEEN CAREFULLY CHECKED AND IS BELIEVED. HOWEVER, YAMAHA SHALL ASSUME NO RESPONSIBILITIES FOR INACCURACIES AND MAKE NO COMMITMENT TO UPDATE OR TO KEEP CURRENT THE INFORMATION CONTAINED IN THIS DOCUMENT.
- 2. THESE YAMAHA PRODUCTS ARE DESIGNED ONLY FOR COMMERCIAL AND NORMAL INDUSTRIAL APPLICATIONS, AND ARE NOT SUITABLE FOR OTHER USES, SUCH AS MEDICAL LIFE SUPPORT EQUIPMENT, NUCLEAR FACILITIES, CRITICAL CARE EQUIPMENT OR ANY OTHER APPLICATION THE FAILURE OF WHICH COULD LEAD TO DEATH, PERSONAL INJURY OR ENVIRONMENTAL OR PROPERTY DAMAGE. USE OF THE PRODUCTS IN ANY SUCH APPLICATION IS AT THE CUSTOMER'S OWN RISK AND EXPENSE.
- 3. YAMAHA SHALL ASSUME NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCT.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF PRODUCTS. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMES OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN. YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE.
- 6. YAMAHA MAKES EVERY EFFORT TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS. HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURING SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.
- 7. INFORMATION DESCRIBED IN THIS DOCUMENT: APPLICATION CIRCUITS AND ITS CONSTANTS AND CALCULATION FORMULAS, PROGRAMS AND CONTROL PROCEDURES ARE PROVIDED FOR THE PURPOSE OF EXPLAINING TYPICAL OPERATION AND USAGE. THEREFORE, PLEASE EVALUATE THE DESIGN SUFFICIENTLY AS WHOLE SYSTEM UNDER THE CONSIDERATION OF VARIOUS EXTERNAL OR ENVIRONMENTAL CONDITIONS AND DETERMINE THEIR APPLICATION AT THE CUSTOMER'S OWN RISK. YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR CLAIMS, DAMAGES, COSTS AND EXPENSES CAUSED BY THE CUSTOMER OR ANY THIRD PARTY, OWING TO THE USE OF THE ABOVE INFORMATION.

Notice The specifications of this product are subject to improvement changes without prior notice.

	AGENT	
(

Address Inquiries Semiconductor Sa	to : les & Marketing Departmer	nt
■Head Office	203, Matsunokijima, Iwa Shizuoka, 438-0192, Japa Tel. +81-539-62-4918	an
Tokyo Office	2-17-11, Takanawa, Mina Tokyo, 108-8586, Japan Tel. +81-3-5488-5431	ato-ku, Fax.+81-3-5488-5088
■Osaka Office	Osaka OfficeUniversal City Wako Bldg. 6-2-82, Shimaya, Konohana-ku, Osaka, 554-0024, Japan Tel. +81-6-6465-0325Fax.+81-6-6465-0325Fax.+81-6-6465-039	